A reliable circuit configuration is described for stacking power metal-oxide semiconductor field effect transistors (MOSFETs). The resulting circuit has a hold off voltage N times larger than a single power MOSFET, where N is the number of power MOSFETs used. The capability to switch higher voltages and thus greater amounts of power, into a 50 n load, in approximately the same time as a single device is realized. Design considerations are presented for selecting a power MOSFET. Using the design method presented, a 1.4 kV pulse generator, into SO n, with a 2 ns rise time and negligible jitter is designed.
I. INTRODUCTION
Power metal-oxide semiconductor field effect transistors (MOSFETs) have the potential to solve many problems in high speed, nanosecond and subnanosecond, instrumentation design.l-4 The" intrinsic speed of the commercial devices is limited mainly by packaging (lead inductances) and the combination of the drain, source and gate resistances, and the device junction capacitances.
These factors limit device switching speed to approximately 500 ps depending to a large extent on packaging, device type," and circuit configuration.
To date, the main limitation of power MOSFETs in the design of instrumentation has been their hold off voltage (the maximum voltage which can safely be applied between the drain and source)." This has resulted in examining power MOSFETs in stacks to acquire the cumulative voltage ratings required. Stacking power MOSFETs has been reported l -3 for use in high speed instrumentation.
These reported meth<lts rely on driving each MOSFET individually whereas the method reported herein drives only the bottom MOSFET in the stack. Circuit part count is lower and board layout is simpler.
Currently 1 kV devices are available from several manufacturers with peak pulsed current ratings in the range of 20 A. If a 50 n load must be driven with greater than 1 kV, a lower voltage MOSFET with a higher peak current capability must be used in a stack configuration. This limitation in hold off voltage has forced applications requiring high voltage signals varying in the nanosecond region (such as sweep circuits for streak cameras S ,6 and gating of pockels cells 7 and microchaitnel plate image intensifers) to rely on avalanche transistor strings.
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To further understand the desirability of using power MOSFETs, consider the design of a streak camera ramp circuit. This circuit must provide a constant current to the streak tube detlection capacitance (typically 10 pF) over a range of 1.5 kV. A constant current charging a capacitance produces a linearly increasing voltage or in other words a ramp. Varying the current, and thus the ramp or sweep rate, is easily done with power MOSFETs by varying the gate-source voltage. On the other hand varying the ramp rate using Avalanche transistors requires major circuit modifications or else tolerating a highly nonlinear sweep. This is because the MOSFET can operate as a linear device while the avalanche transistor is inherently a nonlinear device. A zener diode or switching diode between the gate and source 4 of M2 and M3 can be used in place of a resistor. . The cathode of the diode should be connected to the gate of the MOSFET. Also when calculating C'pl the diode capacitance will be added in Eq. (2). A diode between the gate and source has two advantages over the resistor. First, for wide pulses the resistor acts to shut the MOSFETs off by drawing a conduction current while the diode leakage cur- rent is negligible. Second; a zener diode will protect the gate-source oxide from overvoltages. Figure 2 shows a pulse generator designed around the method given above. The IRF840 has C iss = 1300 pF and Crss=50 pF. Since the drain-source voltage. of each MOSFET will change by 500 V while at the same time the gate-source voltage must not exceed 20 V, the voltage gain, Av, is approximately 25. The equivalent gate-source capacitance of M 1, M2, or M3 is 2500 pF (1300 pF + 25 X 50 pF). For amplifier or ramp design where swing linearity is important, 10 V is a better choice for the maximum V 15' For V 15 larger than 10 V, the MOSFET will be in its linear region, or in other words the MOSFET will be ON. The gate capacitors of M2 and M3 are 100 and 50 pF or -is 2500 and ~ 2500 pF. The output of this pulse generator is shown in Fig. 3 . The amplitude is 1400 V with a rise time of approximately 2 ns. There was no noticeable jitter. Several of these circuits were built with no MOSFET failures. The switching time of a single device was 2 ns approximately the same as the stack. Another concern when stacking MOSFETs is maintaining the manufacturers specification on peak pulsed current. When selecting a power MOSFET, the peak current needed will determine the type of MOSFET used while the peak voltage needed will determine the number of devices. In the example given above, three IRF840s, with 500 V and 32 A ratings, provide the maximum number that may be used for a 50 n load.
II. STACKING POWER MOSFETs

III. AN EXAMPLE
IV. DISCUSSION
One of the benefits of using the circuit presented in this paper is the ease in which variable width pulses of several thousand volts may be generated. At the present time pulses of this nature use tubes such as the krytron or planar triode with a pulse forming line. A practical limitation in amplitude of 4 kV (80 A) exists with power MOSFETs currently available. Another benefit of the power MOS-FET is its virtually unlimited lifetime when operated properly. This is very attractive when considering the limited lifetime of tubes that perform comparable functions.
Future work will involve developing sweep camera ramp circuits adjustable from subnanoseconds to hundreds of nanoseconds and a more universal MOSFET driver. The
